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IMPROVED CHARGE INJECTION DEVICE AND A FOCAL PLANE
^	 INTERFACE ELECTRONICS BOARD FOR STELLAR TRACKING
G.J. Michon and H.K. Burke
1. INTRODUCTION
The objectives of this progro n were to develop an improved Charge Injection Device
(CID) stellar tracking sensor and io deliver an operating sensor in a control/readout electron-
ics board. The sensor consists of a shift register scanned, 256x256 CID array organized for
readout of 04 sub-arrays. The 4x4 sub-arrays can be positioned anywhere within the
256x 256 array with a 2-pixel resolution. This allows continuous tracking of a number of stars
simultaneously, since nine pixels (3x 3) centered on any star can always be read out. Star
centroids have been located to a resolution of 2 percent of the pixel spacing of 20 microns us-
ing a previously developed CID sensor with the same organization [1].
A number of basic CID image sensor improvements have been developed at the General
Electric Company as a result of on-going CID programs. These improvements include in-
creased quantum efficiency resulting from reduced electrode masking and anti-reflection coat-
ings; reduced fixed pattern noise levels through the development of fine grain polysilicon
electrodes and a reduction in electrode cross-over area; increased dynamic range for extended
objects through the use of a clamp scanner to maintain voltage of unselected array row elec-
trodes; reduced on-chip preamplWe, transistor low frequency (l/f) noise through the use of
the < 1003 crystal orientation and improved row and column select scanner design. The
control/electronics board provides the interface between the sensor and a microcomputer.
The board contains the drivers to convert TTL logic levels to the MOS voltage levels,
amplifiers and sample and hold circuitry for signal conditioning, an analog multiplexer to
route the four parallel output channels through one analog-to-digital converter, and the
analog-to-digital converter. The sensor is mounted on a thermoelectric cooler that is within
the hermetically-sealed package. Temperature control circuitry for the sensor is on the elec-
tronics board. Low noise power supply regulators are also mounted on this board.
2. PROGRAM HISTORY
A 128x 128 CID imager organized for 4x4 sub-array addressing and using multiple nonde-
structive readout for low noise operation was developed under NASA sponsorship in 1978
[2]. Subsequently, the first 256x256 CID star tracker sensor was designed and fabricated us-
ing General Electric internal funding. This program was initiated in August 1982 to fabricate
a sensor incorporating improvements in design and silicon processing and to supply the inter-
face control electronics required to operate the sensor.
The sensor, designated ST256E, was designed and the topological layout completed in
1982. An internal topological layout design review was held on November 30, 1982, and after
changes were made to increase the aluminum conductor spacing to a more conservative
value, the final pattern generation tape was written.
The mask fabrication facility at the Syracuse, New York, General Electric plant had been
shut down and was being moved to a new location in late 1982. This facility had been used
to fabricate most CID imabpr masks in the past. An outside mask vendor was consequently
needed and Qualitron of Danbary, Connecticut, was chosen. This mask set was the first CID
imager set fabricated by this vendor, but there were no problems with mask quality. The
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design of the sensor and the identification of an outside mask vendor, however, had taken
	 `{
.^ longer than expected. The delay was caused, in part, by a move of the design group and
computer aided design equipment (Calma computer graphics and a VAX super minicomput-
er) to a new electronics building at Corporate Research and Development. Masks were or-
dered on January 11, 1983. The completed mask set was received on February 9, 1983, and a
16-wafer lot, designated STS-3 was started into processing on February 16, 1983. Tile design
of the focal plane electronics was also completed during February. Lot STS-3 was lost during
processing because of phosphorus contamination during an N 1* doping step and a replacement
lot, numbered STS-4, was started on March 8, 1983. Lot STS-4 was completed during the
last week of June and probe testing was promptly started.
About this time, the contract was extended to include the delivery of a second focal plane
electronics board and an additional sensor.
All the parts needed to assemble an all-solder joint, hermetically-sealed sensor package
with an integral thermoelectric cooler were received. The maximum temperature the ther-
moelectric cooler can withstand is 130° C. It was necessary to develop an assembly pro-
cedure, using low temperature solders, that would allow soldering the cooler to the header,
the imager chip carrier to the cooler, and hermetically seal the package cover to the header
and the cover glass.
Imagers selected at probe test were bonded and wired into chip carriers and then screened
for low cosmetic defects, mainly localized pixels with high dark current (bright spots). The
best five sensors were then assembled with thermoelectric coolers into the final package.
The sensors were then evaluated for spectral quantum efficiency, temporal noise, fixed
pattern noise, and dark current prior to delivery.
3.. SENSOR DESIGN
3.1 Organization and Operation
A block diagram of the sensor i; shown in Figure 1. During operation, the Vertical Select
Scanner is used to address four adjacem rows for readout. These rows, and the rompensation
row, at the top of the array, are routed to five on-chip transistors. The Clamp Scanner is a
duplicate of the Vertical Select Scanner. Clamp Scanner outputs are inverted so that all rows
but the addressed rows are connected to the row clamp voltage, RE. The Horizontal Select
Scanner is used to adcl ► sZ four array column electrodes which are driven by the four enable
inputs, ENl through EN4. This sensor organization allows 4x4 sub-arrays of pixels to be ad-
dressed for readout.
The array is cleared of charge by injecting all sensing sites in parallel. This is , ccom-
plished by energizing the CV(:, input to connect all column electrodes to the CVD te , minal.
When the clamp scanner is cie,ared (all zeros), all row electrodes are connected to the row
clamp terminal, RE. All rows and columns are then driven to their minimum voltage level to
effect injection.
A schematic diagram of the array is shown in Figure 2. The vertical select, clamp, and
horizontal scanners are two-phase, bootstrapped, ratioless MOS shift registers. The last stage
register outputs are brought out to pads for probe testing only; they are not normally wired to
a
package pins. Decoders have been placed between each regis,er stage output and the array
selection switches so that the 4x4 sub-array addressed can be positioned with two pixel reso-
lution. The control inputs for these decoders are labelled U and D (up and down) for the
vertical decoders, and R and L (right and left) for the horizontal decoder.
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Figure 1. ST256E Block Diagram
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03,2 Improvements
The major electrical design improvements made in this sensor over the previous ST-256D
design are detailed below:
1. Scanner Design - The internal node capacitance of the scanners has been trimmed to in-
crease the parameter margins (clock voltage, transistor threshold voltage, etc.) over
which reliable operation can be obtained.
2. Clamp Scanner - The clamp scanner has been added so that voltage can be maintained on
all unaddressed array row electrodes. This improves dynamic range when extended ob-
jects are being imaged by preventing the photocurrent at unaddressed pixels from
discharging the row conductors.
3. On-Chip Preamplifier Transistor - MOS transistors, connected as source followers, have
been added in series with each output line. This change should greatly reduce interfer-
ence from associated electronic circuits by keeping the sensitive signal lines completely
within the sensor chip. The topological layout of the sense lines has been balanced to
maintain equal capacitance on all signal output lines.
4. Compensation Line - The 257th row, at the top of the array, is used as a compensation
line to reduce the dynamic range requirements of the off-chip amplifier, sample-hold cir"
cuitry. This line is connected to the negative input of the four signal differential
amplifiers. In previous designs, there have been problems in obtaining completely satis-
factory operation using this compensation technique. If the compensation line is made
identical to all other array rows, it is photosensitive and can cause interference when il-
luminated. If there is no charge storage region provided for the compensation line pix-
els, the line capacitance is different than other array lines. In this design, the compensa-
tion line is made identical to other array lines but a drain (collector) region has been add-
ed adjacent to each compensation line pixel so that any charge collected is drained off.
The drain line is connected to RE (Figure 2). In order to completely balance the capaci-
tance of the compensation channel with the signal channels, two row selection switches
have been added in series with the compensation line. When either switch is energized
by either fi 1 V or 02V, the compensation line is connected to the compensation output
bus. The topological detail of this circuitry is shown in Figure 3. In addition, extra row
selection switch transistors with total transistor capacitance equal to the active row selec-
tion switch transistor capacitance have been added to the compensation output bus to
achieve a total capacitance balance.
5. Narrow Electrodes - The primary cause of fixed pattern noise in CID imagers has been
traced to variations in the crossover capacitance between row and column electrodes.
Since the charge storage capacity of the row and column electrodes is a dirert function of
electrode width, and the crossover capacitance is a function of the electrode width
squared, the signal-to-fixed-pattern noise ratio improves as electrode width is reduced.
- The electrode size chosen for this design is shown in Figure 4, This structure has ­ 55
percent of the storage capacitance of the ST-256D design with a field oxide isolation; 80
percent with channel stop isolation. The row-column crossover capacitance has been re-
duced by a factor of 4.
The major semiconductor process improvements planned for device fabrication are detailed
below:
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i Thin Oxide Implant - The exposed thin oxide regions in the array [the thin oxide not
covered with electrodes) will he Implanted to set the threshold voltage of _here regions
above the electrode operating voltages. This prevents any surface charging from affecting
array operation.
2. Fine Grain Palysilicon - Processes developed to achieve fine grain polysilicon electrodes
will be used. This fine grain structure reduces the row-column crossover capacitance
variations and. as a result, reduces fixed pattern noise.
3. Channel Stops - S1ask levels have been Included in this imager design to retain the op-
tion of using implanted channel stops in place of the thick field oxide to provide isolation
5
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" 4 between adjacent sensing sites. The use of channel stops to achieve a higher, more uni-
form spectral responsiv i ty is presently being explored at the General Electric Company on
other programs. If this approach proves successful, this option can be exercised at a later
date.
4. Anti-Reflection Coating - An aluminum patterning process which does not result in a lift-
"`	 ofd' glass residue layer is planned for these sensors. An anti-reflection silicon nitride layer
can then be applied directly on the upper polysilicon electrode to enhance responsivity.
4. SENSOR PACKAGE DESIGN
In order to obtain maximum performance from these CID sensors, it is necessary to cool
the devices to reduce dark current levels. At room temperature, dark current shot noise is
the dominant temporal noise. Spatial variations in dark current are a significant fixed pattern
noise source, particularly localized regions of high dark current (bright spots). If the sensor is
cooled below the dew point of its atmosphere the moisture that condenses on the surface of
the chip will cause a malfunction. The sensor will recover from a short exposure to a small
amount of moisture. In at least one case, however, where the chip was operated for an ex-
tet,ded period with liquid water condensed on its surface, the aluminum conductors were des-
troyed. A hermetically-sealed package is clearly called for in this application.
The sensor packaging procedure has to satisfy a number of requirements. We have not
been able to evaluate the sensor low light level performance at wafer probe. It has been
necessary to package chips that pass %wafer probe in chip carriers so they can be screened prior
to assembly onto the thermoelectric coolers. The thermoelectric cooler has been placed
within the sensor package to minimize convection heat loss and to keep the glass window free
of condensation. An all-solder joint assembly has been chosen to insure that the package is
hermetic. The maximum temperature that the thermoelectric cooler can withstand is 130° C.
It was necessary to develop an assembly procedure, using low temperature solders, that would
allow soldering the cooler to the header, the imager chip carrier to the cooler, and IZermetical-
ly seal the package cover to the header and to the cover glass.
Normal chip carriers have their contact points on the rea, surface and a sealing ring for
the cover on the front (chip mounting) side. H custom chip carrier was designed with the
contact points on the front surface and the rear surface metallized for solder mounting on the
thermoelectric cooler. The drawing of this carrier is shown in Figure 5, the wiring diagram
from the chip to the chip carrier, and from the chip carrier to the Tekform header is shown in
Figure 6. After the imager is bonded and wired into the chip carrier, the rear of the carrier is
tinned with 118° C solder (Indalloy* #1). The Marlow type thermoelectric cooler (purchased
with pretinned surfaces) is then reflow soldered to the chip carrier. The Tekform type header
is then pretinned in the thermoelectric cooler mounting region with Indalloy #1 solder and
reflow soldered to the cooler/chip carrier assembly. The outer edge (cover attaching region)
is pretinned at this time with the same solder. An electric discharge technique was used to
f- cut out the window without distorting the cover. After deburring, the edge of the cutout and
the Millis metallized glass lids are pretinned with Indalloy #2 (142° C) solder, reflow soldered
and given a helium leak check. The edge of the cover is then tinned with Indalloy #1. The
parts are then vacuum backed at 100° C for 1 hour and the cover is reflow soldered to the
header in a glove box containing 90 percent forming gas and 10 percent helium. The sealed
package is then given a helium leak check.
The assembled sensor is shown in Figure 7 before the cover is attached. A heat sink must
be used in contact with the rear surface of the Tekform header to remove the heat generated
by the thermoelectric cooler, about 5 watts maximum.
* Trademark of Indium Corporation of Am-rica, Utica, NY, for low melting point alloys.
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5. FOCAL PLANE INTERFACE ELECTRONICS BOARD
An overall diagram of the electronics board is shown in drawing number 1521)6254
(ST256E Camcra), a copy of which is appended to this report. TTL level timing signals from
the controlling microcomputer arc converted to the appropriate MOS voltage levels to drive
the sensor. Type 139CJ level converters along with series resistor:+ and clamp diodes are used
for this purpose. Four differential amplifiers boost the sensor output signals which are then
sampled using the correlated double sampling :--chniyue. A programmable operational
amplifier, with a gain of unity, is used t o multiplex the four analog sampled signals into the
analog-to-digital converter. Low noise voltage regulators and the chip temperature control
servo are also included on this board.
5.1 Sensor Drive
Fume injection is used to clear all array pixels simultaneously at the beginning of the
charge integration period. This is accomplished by connecting all array columns to the
column VD (CVD) pin by energizing the column VG (CVG) control pin with a - 20 volt sig-
nal (see Figure 2). All of the row electrodes are connected to the row enable (RE) pin since
the clamp scanner was cleared at the end of the previous frame. Injection is effected by driv-
ing both the CVD and the RE pins to their minimum voltage level of -2 volts. At the end of
the injection pulse (about 100 µsec), the columns and rows are returned to their charge in-
tegration levels, CVD to -17 volts and RE '.o - g volts. The CVG pin is then switched off (to
0 volts).
Column and row shift registers, in conjunction with the righ,/lel't (R/1_ 11 and up/down
(U/D) control lines, are then scanned to select the desired 4x4 suh-array. The shift registers
use non-overlapping 2-phase clock signals, that switch between -2 and -!7 volts. Horizontal
8
•
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and vertical input pulses MIN and VIN) are clocked into the registers by the 01H and 01V
clock pulses respectively. The R/L and U/D pins are driven between 0 and -20 volts.
The 4x4 sub-array is read out by driving the four -nable lines (E1 through E4) in time se-
quence. Each enable line can be driven as many times as required, with each pulse effecting
one non-destructive readout operation. The IG pin is pulsed to -14 volts at the beginning of
each column drive cycle to reset the signal lines to the ID reference level of -8 volts.
At the end of the readout interval, the shift registers are cleared by driving the horizontal
and vertical phase lines with the proper number of pulses. The next frame can commence at
this time.
5.2 Low Noise Amplifiers
A schematic of the low noise amplifiers is given in drawing number 19604204, which is
appended to this report. The sources of the five on-chip transistors are connected to source
load resistor6 (8.2K each) at inputs C and 1 tivough 4. These signals are capacitively coupled
to four 2N5565 junction fe't pairs connected as differential source followers. The difference
signal between the four input signals (1,2,3,4) and the compensation signal (C) is taken by
the four AD818/NES534 differential amplifiers. The gain of each channel is set to 100 by
selecting the AD818 emitter-to-emitter resistors.
5.3 Post Amplifiers/Sample and Hold
Readout of the CID sensor requires the use of correlated double sampling to control KTC
noise. During each readout cycle, the imager row and output multiplex signal line (on-chip)
is reset by the IG pulse and allowed to float. Since this line has a capacitive source im-
pedance, this reset operation introduces a KTC offset noise after each reset pulse. A sample
of this offset, after amplification, is stored on the 0.01 ufd input capacitor to the LF298
sampler when the RESTORE pulse is applied (see drawing 152D6254). Since this sample of
the KTC offset is in series with the signal, it is automatically subtracted from the imager out-
put. The selected column is then driven to transfer charge from the column to the row elec-
trode. The resulting signal is then sampled by the HA2425 sampling circuit. This sampling
circuit has a gain of 10 to give an overall signal processing gain of 1000 before the analog-to-
digital converter.
5.4 Multiplexer, Analog-to-Digital Converter
A programmable operational amplifier, HA2405, has been connected as a unity gain, non-
inverting follower to multiplex the four parallel output samples into one analog-to-digital con-
verter. A Micronetworks t1pe. MN5245 12 bit analog-to-digital converter, connected for a 0
to +5 volt input range, is connected to the output connector with type SN74365 non-
inverting drivers. The SN74366 inverting drivers can be used if an inversion is needed at the
digital output.
5.5 Sensor Temperature Control
The schematic of the temperature controller, drawing number 179C4307,. is appended. An
on-chip silicon diode is used to measure sensor temperature. This diode is forward biased at
100 microamps to generate approximately 600 millivolts at 25° C. Its temperature coefficient
is very close to -2 millivolts per degree celsius. The SK temperature set potentiometer output
voltage is compared with the temperature sensing diode voltage using a fet input operational
amplifier (TL081) connected as an integrator. A 5 second time constant lead has been insert-
i	 ed in the feedback path to stabilize the system. The amplifier output has been clamped to +5
t
M
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volts maximum to keep the integrator from going to its internal voltage limit of + 12 volts
when in saturation. The system would have a very long saturation recovery time at the
l	 higher saturation voltage. An optocoupler, type 6N139 connects the amplifier output to the
i power transistor that drives the thermoelectric cooler. A second TLO81 is used to generao:. a
•10 m y/' C for data logging purposes. Finally, a 741 operational amplifier with a gain of 0.1
and proper offset is used to indicate chip temperature. Its scale is 1 millivolt per degree cel-
sius, with 25 °C equal to +25 millivolts.
6. TEST RESULTS
6.1 Wafer Probe Tests
The first three wafers from lot STS-4 were probe tested using an existing probe camera.
The functional yield was high. Wafer #6 yielded 24 imagers; wafer #8 yielded 9 imagers; and
wafer #9 yielded 21 imagers. This is an overall ^unctional yield of 23%. Fourteen imagers
were selected for packaging into chip carriers. The main cosmetic defect encountered was lo-
calized regions of high dark current, i.e., bright spots.
6.2 Chip Carrier Mounted Sensor Screening
The imagers mounter! in chip carriers were operated in the Focal Plane Interface Electron-
ics Board to further screen these devices so that the better ones could be assembled onto
thermoelectric coolers in the final pactcage for evaluation and delivery. These devices were
operated at room temperature. The dark field image produced by one of these devices is
shown in Figure 8; the bright spots visible at room temperatuare normally cool out when
these sensors are operated below 0° C. The image is broken into six segments because the
microcomputer used to operate the Focal Mane Interface Electronics Board did not have
enough memory available to store the complete image.
Temporal noise and histogram data on bright spots was used to select the best devices for
final packaging.
6.3 Packaged Sensor Evaluation Results
In order to properly evaluate the performance of these sensors, it was necessary to cali-
brate the transfer function of the system from the incident photon flux to the digital output.
A block diagram of th , system is shown in Figure 9. Spectral quantum efficiency defines the
ratio of the charge (expressed in electrons) collected and stored in the CID image sensing ar-
ray to the incident photons, as a function of wavelength. The readout efficiency is the frac-
tion of the collected charge that appears on the CID output capacitance upon readout. Tile
totai gain is the product of the on-chip source follower gain and the differential amplifier gain.
Once the transfer function from stored charge in the array to the output is known, spectral
quantum efficiency can be measured, and noise and dark current levels can be measured in
terms of either incident photons or photoelectrons.
6.3.1 Readout Efficiency
Charge is stored in a CID imager in inversion layers of MOS capacitors as diagrammed in
Figure 10. Prior to readout, with -17 volts applied to the column electrodes and -8 volts ap-
plied to the row electrodes all of the signal charge is stored under the column electrodes, Fig-
' ure 10a. During readout, when the column voltage is switched from -17 volts to -2 volts, the
signal charge transfers front under the column electrode to under the row electrode, Figure
10b. A capacitive charge divider exists between the silicon surface and the row electrode (ox-
PP
	 ide capacitance), and the silicon surface and the substrate (silicon denletion ca pacitance). Fis;-
ure 10c. Most of the transferred charge appears on the row electrode as a displacement
t
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charge because the oxide capacitance is larger than the silicon depletion capacitance. The frac-
tion that appears on the row electrode is called the readout efficiency. In the absence of edge
fringing effects, this fraction is .94 for the structure used in these imagers (910 angstrom
eyaivalent oxide thickness, 10 ohm-cm N-type substrate doping level). Readout efficiency,
can be calculated taking edge fringing effects into account. but certain details concerning the
edge effects (surface doping of the silicon, shape of' the field oxide-thin oxide interface, etc.)
are not well known with the result th, ► t this calculation is not very accurate. The readout
efficienc., can be measured directly on the ST256E sensor because a drain was placed adjacent
to the compensation line. This drain, the compensation charge collector in Figure 4, can be
used to directly transfer charge to and from the compensation row inversion layers, and the
fraction of this charge that appears on the compensation line can he measured. The measured
readout efficiency of device STS-4-6-30 was .747.
The output capacitance (on-chip) was measured to be 10.8 pf, and the on-chip source fol-
lower gain, with an 8.21K load resistor, was 0.907. 'The full scale capability of' this system is
500,000 electrons, and the scale factor is 122 electrons/LSB.
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6.3.2 Spectral Quantum Efficiency
' Spectral quantum efficiency was measured using a Bausch and Lomb grating mono-
chromater and a UDT silicon diode detector as a reference. This silicon reference diode was
calibrated against a reference diode calibrated by the National Bureau of Standards. Figure 11
shows measured spectral quantum efficiency for two sensors from lot STS-4, wafer 6, one
without the package cover glass (#24), and one with cover glass (#26). The cover glass is
not anti-reflection coated and causes about an 8% reflection loss. One device from wafer 9
(#STS-4-9-26) was given an extended spectral response measurement, from 200 nM in the
UV, to 1100 nM, Figure 12. A vacuum photodiode was used as a reference in the uv re-
gion, from 200 nM to 400 nM.
6.3.3 Temporal Noise
The temporal noise sources in CID imagers have been evaluated in a previous study [3].
The significant noise sources in this device are KTC noise introduced by reseting the sense
line capacitance, the row selection switch resistive noise, and amplifier noise. Noise generated
in the row conductors is neglible because the polysilicon rows have been strapped with high
conductivity aluminum. Correlated double sampling is used to surpress the KTC noise [41
The Johnson noise contributed by the row select switch avid amplifier transistors is given in
Table 1. Each noise voltage has been refered to the on-chip sense line.
In addition to Johnson noise, the on-chip MOS source follower transistors exhibit excess
low frequency noise commonly called 1/f noise. The mean value of on-chip transistor noise
measured on two devices from each of wafers #6, 9, and I1; lot STS4, is plotted in Figure
13. The 1/f model of this noise is shown dashed in this figure.
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Table 1
Equivalent Input Noise
Temporal Noise Source
	
(Nanovolts/root Hertz)
Row Select Switch
	
1.5
On-chip Source Follower	 2.3
2N5565 J-Fet Source Follower
	
1.9
AD818 Amplifier Transistor
	
2.6
RM S Total	 4.2
The total noise can be calculated by integrating the noise power spectral density multiplied
by the system transfer function. The noise power is given by:
e,2
 = J K + e,2 1 — Cos (Pr f ) 1_-L­_ 1 ^ f -	 (1)0	 t	 fs	 1 + (f )2
f ^,
where:
K +e,2
 
is the noise power spectrum
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'	 1 — Cos (PI A	 is the correlated double sampling transfer function
A
1 is the amplifier bandwidth limiting
l+( f)2
1
	 and:	
K = 1/f noise constant = 1.2 x 10-12V2
ej = total Johnson noise = 4.2 x 10 -9 v/ HzV'
JS = sampling frequency = 5000 Hz
J^. = amplifier cutoff frequenry = 8000 I',z
A plot of the noise spectral density before and after signal processing is shown in Figure
14. A numerical integration of equation (1) from 10 Hertz to 1 MegaHertz results in a noise
voltage of 1.7 microvolts. Since a differential amplifier and frame differencing are used, the
noise voltage is doubled. The noise charge at the on-chip sense line is simply the noise volt-
age times the sense capacitance. In terms of noise electrons referred to the charge packet in
the array,
C, x v„
n= (q x E.,o)
where:
(7, = Sense capacitance = 10.8 x 10' 12 fd
V,, = noise voltage = 3.4 x 10 -6 V
/if o RFC 0
A,ys/ST
103
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Figure 13. Transistor Noise Spectral Density
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Figure 14. Total Nc ise Spectral Density Before and After Signal Processing
q = electronic charge = 1.6 x 10-19C
E, = readout efficiency = .747
The calculated number of noise electrons refered to the charge packet in the array is 296 for a
sir gle read, and 37 for 64 nondestructive readout operations. Tile measured values for a 4x4
sub array read out in the track mode are given in Table 2.
6.3.4 Fixed Pattern Noise
Spatial variations in row-column crossover capacitance and in bias charge at sensing sites
(pixels) in the CID array result in a background pattern in the absence of signal called fixed
pattern noise. Two components of this noise have been observed in the ST256E output sig-
nals. The first component is column oriented and is the result of unequal coupling of the
four column enable drive lines (E1 through E4) to the sense lines. This component repeats
for each 4x4 subarray readout and can be subtracted from the outputs. The second com-
ponent varies from pixel-to-pixel across the array and is removed from the data when the
frame difference is taken. The magnitude of the second component varies from 0.2 volts
peak-to-peak (4,000 electrons rms) adjacent to the compensation row to 0.8 volts peak- to-
peak (16,000 electrons rms) elsewhere in the array. The main effect of this fixed pattern
noise is to reduce the range available for signal at the analog-to-digital converter.
6.3.5 Dark Current
The average room temperature dark current measured on arrays from lot STS4 ranged
from .37 to .77 nanoamps per square centimeter except for device STS4-6-24 which had an
average dark current of 2.6 nanoamps per square centimeter. Localized regions of high dark
current (bright spots) are present to varying degrees with this lot of imagers and is attributed
to defects in the starting silicon.
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C
10
k
1533.74
1637.58
1565
1503.3
61.7789
59.3831
64.8868
58.4498
I
304.572
305.318
386.222
344.652
47.6504
51.3946
46.7094
53.7509
274.273
259.15
208.492
319.376
40.6375
57.1029
42.6541
46.2975
Table 2
Device STF 4-6-13
Temporal Noise (T=23.5 C):
Mean (Carriers)
1824.74 1588.13	 1812.06
1808.81 1490.57	 2117.11
1802.28 1527.81	 1556.85
1966.06 1589.65	 1733.86
RMS Noise (Carriers)
63.3628 68.1849	 69.068
66.0552 73.8415
	 82.3465
63.5482 62.588	 63.6022
68.2364 69.7306	 61.6028
Avg. Mean Avg. Noise
1691.1 66.0416
Temporal Noise (T = .1 C):
Mean (Carriers)
847.492 452.057	 261.156
838.705 267.191	 273.421
879.335 441.549
	 436.615
930.011 449.128	 451.613
RMS Noise (Carriers)
44.3039 52.8901	 46.9923
54.2826 52.1647
	 49.5088
46.8922 44.3037
	 45.9558
50.7872 47.4062	 47.357
Avg. Mean Avg. Noise
491.815 48.8969
Temporal Noise (T= -100:
Mean (Carriers)
826.547 438.407	 411.037
665.5 i9 372.945	 238.276
984.948 474.671	 330.541
923.71 479.623	 304.697
RMS Noise (Carriers)
47.7512 53.0035	 49.9027
52.221 55.0489
	
62.7751
49.7957 43.6554	 46.5069
41.5405 46.0072	 44.6672
Avg. Mean Avg. Noise
469.513 48.7173
N
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7. GENERAL PROGRAM ASSESSMENT
The Intent of this program was to improve the performance of the CID 256x256 star-
tracking sensor. The improvements sought are detailed in section 3.2 and the results
achieved are assessed here.
Scanner Design - The basic scanner design has been improved and reliable operation has
been achieved.
2. Clamp Scanner - A row clamp scanner has been added such that extended objects (gen-
eral scenes) can be imaged.
3. On-chip Preamplifier Transistors - Preamplifier transistors have been incorporated in the
sensor and immunity from external intefering signals has been greatly improved. The
ST256E sensor has been operated at the end of 8 inches of cable with no performance
degradation. The low frequency noise 0117 noise) of these transistors is somewhat higher
than expected. The expected noise level of 30 electrons has not been achieved. The
noise level calculated using the achieved 1/f noise spectrum is 37 electrons, the measured
noise levels range between 48 and 71 electrons for various arrays.
4. Compensation Line - The compensation line drain has been added as described is section
3.2. This P' drain is in the N" thin oxide implant region and the resulting P-''N+ diode
has as avalanche breakdown voltage of 8 volts. This breakdown voltage is very close to
the 7.5 volt operating level. A mask change has been made to eliminate the offending
junction in future lots processed. The desired capacitive balance of the compensation line
with the four signal lines was not achieved with this lot. A change in the aluminum
mask was made to impiuve the capacitive balance in future lots of imagers.
5. Narrow Electrodes - Narrow electrodes have been used successfully in this design. These
narrow electrodes, coupled with the thin oxide implant, fine grain polysilicon and anti-
reflection coating have resulted in quantum efficiencies in the 50 percent range; usable
response. from 200 to 1100 nanometers, and reduced fixed-pattern-noise. The 500,000
electron storage capacity design goal for the narrow electrode structure has been
achieved.
The most obvious problem with this lot of imagers is the large number of bright spots en-
countered. This has been a problem with lots previously processed on bulk silicon and is at-
tributed to defects in the wafers as received from the vendor. We know of no way to screen
wafers for bright spots short of fabricating imagers on sample wafers. If bulk imagers were
processed on a regular basis, this sampling could be done and silicon vendors could be
qualified as is the case with our commercial, epitaxial CID imagers. It may also be possible to
improve the in-process gettering of silicon defects.
8. CONCLUSIONS
The objectives of this program have, in general, been achieved. Problems that were en-
countered with capacitance balance and avalanche breakdown voltage did not degrade perfor-
mance significantly, and the sensor photomasks have been changed to correct these problems.
The temporal noise level is somewhat higher than desired, but well within the high perfor-
mance range needed for star-tracking applications. The spectral quantum efficiency achieved
is considered outstanding. The design of a hermetic package with integral thermoelectric
cooler and the use of on-chip preamplifiers has resulted in a sensor that should be reliable
and easy to incorporate in tracking systems.
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Microcomputer Assembly Language Program
^ CROMEMCO CDOS Z80 ASSEMBLER versi.r,in 03.15	 RAGE 0001
0001 ;	 7/21/83 STARS
- 0002
0003 ;	 STAR TRACKER CONTROLLER
0004 ;	 FOR THE ST256 DEVICE
0005
0006 ;	 B=PIXEL ROW LOCATION
0007 ;	 C=PIXEL COLUMN LOCATION
0008 ;	 D,E=DELAY	 TIME
0009 ;	 H,L=MEMORY LOCATION
k 0010
0011 ;	 I/O	 POR1'	 DEFINITIONS:
0012 ;	 04H	 FRONT PANEL L.ED'S AND SWITCHES
0013 ;	 20-22H=CONTROL SIGNALS TO CAMERA BOARD
0014 ;	 24-26H=A/D CONTROL AND DATA
0015 ;	 28H	 =A/D START CONVERSION STROBE
0016
0800	 C30008 0017 STARS:	 JP	 START
I; 0803 0018 ORG	 2340H
2340	 10 0019 COL:	 DEFB	 16	 ;PIXEL COLUMN LOCATION
2341	 10 0020 ROW:	 DEFB	 16	 ;PIXEL ROW LOCATION
2342	 40 0021 NSUM:	 DEFB	 64	 ;NUMBER OF SUMS PER PIXEL
(2300) 0022 BASE:	 EQU	 2300H	 ;TEMPORARY STORAGE MEMORY
(0004) 0023 LED:	 EQU	 04H	 ;SWITCH/LED PORT
(0028) 0024 STROBE:	 EQU	 28H	 ;A/D START CONVERSION STROBE4.
ax 2343 002 5 ORG	 $OOH
0026
0027 ;*a^**a^****
0028 ;	 THIS SECTION CONTAINS THE
0029 ;	 MACRO DEFINITIONS
0030
0031
0032 GETDATA:MACRO
	 ;SUM AND STORE DATA MACRO
0033 IN	 A,20H	 ;GET LOWER 8 BITS OF DATA
0034 ADD	 (HL)
0035 LD	 (HL),A	 ;SUM AND	 STORE LOW 8	 BITS
0036 INC	 L.R.
0037 IN	 A,21H	 ;GET UPPER 4 BITS OF DATA
0038 OUT	 STROBE,A;START NEXT CONVERSION
0039 ADC	 (HL)
0040 LD	 (HL),A
	 ;SUM	 AND	 STORE	 MID	 8	 BITS
-- 0041 INC	 L.
0042 LD	 A, 0
0043 ADC	 (HL))
.. 0044 LD	 (HL),A
	
;SUM AND STORE TOP 8 BITS
0045 INC	 L.
0046 MEND
r'- 0047
0048 ;,^***a^
0049 ;	 THIS SECTION PERFORMS THE 	 INJECT SEQUENCE
0050 ;	 TIMING,	 AND	 CALLS	 THE	 ''BLOCK''	 SUBROUTINE
0051 ;	 TO READ THE BACKGROUND AND SIGNAL
0052 ;#** )t9tdt)tah *iEi4j@1FlEdk9(9(9(#
0053
0800	 C31908 0054 START:	 JP	 INIT
0803	 C32300 0055 JP	 INIT2
0806	 C32FOG 0056 JP	 CID
0809	 C3E609 0057 JP	 MOVE	 PRECEDING PA(-T•; BLANK 1^1!f?T FJL, ,,TF121
^^
^
,
^
^
.	 _	 .
CROMEMCO CDOG 380 ASSEMBLER version 02.15	 ORIGINAL PAOE M PAGE 0003OF POOR QUALITY
080C C3EF09 0058 JP CLEAR
080F C3FC09 0059 JP PICT
0812 C33E0A 0060 JP COPY
0815 C3470A 0081 JP SUBBNQ
0818 C9 0062 RET
0819 0610 0063 INIT: LD B,16 ;INITIALIZE ROW ^
081B 0E3B 0064 LD C743 ;INITIALIZE COLUMN
081D 114000 0065 LD DE,64 ;INITIALIZE	 NO.	 OF	 SUMS
0820 C32FO8 0066 JP CID
0823 3A4123 0067 INIT2: LD A,(ROW) ;INITIALIZE ROW
0826 47 0068 LD B,A
0827 3A4023 0069 LD A,(COL) ;INITIALIZE COLUMN
082A 4F 0070 LD C,A
082B 3A42^, 3 0071 LD A,(NGUM);INIT%ALIZE NO.	 OF SUMS
082E 5F 0072 LD E,A
082F 7B 0073 CID: LD AvE
0830 324223 0074 LD (NSUM),A
0833 3E01 0075 LD A,1
0835 D304 0076 OUT LED,A ;LIGHT	 GREEN LED
0837 3E47 0077 CO: LD A147H ;REST,RVQ,CVC,IG	 ON
0839 D325 0078 OUT 25H,A
083B 3E67 0079 LD A,67H ;CVD ON
083D D325 0080 OUT 25H,A
083F 3E77 0081 LD A,77H ;RVD ON
0841 D325 0082 OUT 25H,A
0843 113200 0083 LD DE,50
0846 CDDF09 0084 CALL DELAY
0849 3E67 0085 LD A,67H ;RVD	 OF'7
084B D325 0086 OUT 25H,A
084D 3E47 0087 LD A,47H ;CVD	 OFF
084F D325 0088 OUT 25H,A
0851 110500 0089 LD DE,5
0854 CDDF09 0090 CALL DELAY
0857 21217 33 0091 LD HL,BASE+4/
085A 3EFF 0092 LD A,0FFH
085C 77 0093 Cl: LD (HL),A ,CLEAR TEMPORARY MEMORY
085D 2D 0094 DEC L
085E F25CO8 0095 JP P,C1
0861 CD8408 0096 CALL BLOCK ;READ BACKGROUND
0864 212F23 0097 LD 1AL,BASE+47
0867 7E 0098 C2: LD A,(HL) ;NEGATE EKG IN TEMP MEMORY
0868 2F 0099 CPL
0869 77 0100 LD (HL),A
086A 2D 0101 DEC L
086B F26708 0102 JP P,C2
086E CD8408 0103 C3: CALL BLOCK ;READ	 SIGNAL
0871 3E02 0104 LD Al2 ;LIGHT RED LED
0873 D304 0105 OUT LED,A
0875 DB04 0106 IN A,LED ;CHECK SWITCHES
0877 E603 0107 AND 3
0879 C23708 0108 JP NZ,C0 ;REPEAT
	
SEQUENCE?
087C 3E67 0109 LD A,67H ;CVD	 ON,
	
RVD	 OFF	 (IDLE)
087E D325 0110 OUT 25H,A
0880 AF 0111 XOR A,A ;TURN	 OFF LED'S
0881 D304 0112 OUT LED,A
0883 C9 0113 RET
0114 ; 22
~
`w=^'	 N
^ 	 u	 `	 ^
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0115 ;ww*******w******************w*w*w*www**m****
0116 ; THIS SECTION RUNG THE PHASE LINES TO CHOOSE
0117 V THE PIXEL SPECIFIED BY THE B ' C REGISTERS,
0118 V CALLS THE ''READ'' SUBROUTINE TO READ EACH
0119 ; COLUMN 64 TIMES, AND RUNS THE PHASE LINES
0120 ; TO CLEAR BOTH SCANNERS
0121 ^**********w*************www*****************
0122
O8B4 CD7509 0123 BLOCK:	 CALL PHASIN ;RUN REGISTERS TO CHOOSE BLOCK
0887 3E44 '	 0124 LD A,44H ;RGST,IQ ON;
	
CVG,RVC	 OFF
0889 D325 0125 OUT 351-I,A
088B C5 0126 PUGH 8C
088C 210023 0127 LD HL,8ASE
O88F 011000 0128 LD BC,1OH ;READ COLUMN	 1
0892 CDBA08 0129 CALL READ
0895 012000 0130 LD BC,20H ;READ COLUMN 2
0898 CDBA08 0131 CALL READ
0896 014000 0132 LD BC,40H ;READ COLUMN 3
089E CDBA08 0133 CALL READ
08A1 018000 0134 LD BC,80H ;READ COLUMN 4
08A4 CDBA08 0135 CALL READ
08A7 Cl 0136 POP BC
08A8 3E47 0137 LD A,47H ;REST,IC,RVG,CVQ	 ON
08AA D325 0138 OUT 25H,A
08AC 1642 0139 LD D,66
08AE 3EOA O140 LD A,OAH
08BO 21OA05 0141 LD HL,050AH
O8B3 CDC909 0142 CALL PHASE ;RUN OUT BOTH REGISTERS
08B6 AF 0143 XOR A ;TURN OFF BOTH PHASES
09D7 D326 0144 OUT 26H,A
08B9 C9 0145 RET
0146
0147 ;************************************
0148 ;	 THIS SECTION READS THE 4 ROWS BY
0149 1	 COLUMN, SUMS EACH PIXEL 64 TIMES,
0150 ;	 AND STORES THE 4	 10-BIT SUMS IN RAM
0151 ;	 LOCATIONS 2300-232FH
0152 ;************************************
0153
08BA 1602 0154 READ:	 LD D,2 ;USE D AS A COUNTDOWN
O8BC 78 0155 R1:	 LD A,B ;TURN E LINES OFF
08BD D324 0156 OUT 24H,A
08BF 3EO5 0157 LD A,5
08C1 3D 0158 D1:	 DEC A ;DELAY
08C3 C2C108 0159 JP NZ,D1
08C5 3EO4 0160 LD A,04H ;IQ ON;
	
RESTORE OFF
08C7 D325 0161 OUT 25H,A
08C9 3E0O 0162 LD A,00H ;IC OFF
OBCB D325 0163 OUT 25H,A
08CD 3E40 0164 LD A,40H ;RESTORE ON
08CF D325 0165 OUT 25H,A
08D1 3E21 0166 LD A,QFH
O8D3 3D 0167 D2:	 DEC A ;DELAY
08D4 C2D308 0168 JP NZ,D3
08D7 AF 0169 %OR A ;REST OFF
08D8 D325 0170 OUT 25H,A
08DA 79 0171 LD A,C ;DRIVE	 E LINE
23
a
/
-
08DB D324 0172 OUT
08DD 3E11 0173 LD
08DF 3D 0174	 D3; DEC
08EO C2UF08 0175 jP
08E3 15 0176 DEC
03E4 C2BC08 0177 JP
08E7 3A4223 0178 LD
OBEA 57 0179 LD
OBED E5 0180 R2; PUSH
08EC 3E80 0181 LD
08EE D325 0182 OUT
OBF 3E00 0183 LD
08F' 3EOO 0184 LD
08F 3E00 0185 LD
08F6 D325 0186 CUT
08FB D328 0187 OUT
08FA D324 0188 OUT
08FC 3E04 0189 LD
08FE D325 0190 OUT
0900 3E00 0191 LD
0902 D325 0192 OUT
0904 3E40 0193 LD
0906 D325 0194 OUT
0908 78 0195 LD
0909 F601 0196 OR
0900 D324 0197 OUT
090D 0198 GETDATA
090D DB20 0199+ IN
090F 86 0200+ ADD
0910 77 02014• LD
k,il1 2C 0202+ INC
0912 DB21 02034• IN
091.4 D328 0204+ OUT
0916 BE: 0205+• ADC
091.7 77 0206+ LI)
0918 2C 0207+• INC
0919 3E00 0208+ LD
091B 8E: 0209+• ADC
0910 77 0210+ LD
091D 2C 02114• INC
091E 78 0212 LD
091F F602 0213 OR
0921 D324 0214 OUT
0923 0215 GETDATA
0923 DB20 0216+ IN
0925 86 0217+ ADD
0926 77 0218+ 1_I)
0927 2C 0219+ INC
0928 DB21 0220+ IN
092A D3213 02214• OUT
092C BE 0222+ ADC
092D 77 0223+ LD
092E 2C 0224+• INC
092F 3E00 0225+ LD
0931 8E: 0226+ ADC
0932 77 0227+ LD
0933 2C 0228+ INC
24
r 24H,A	 ;AND GET CHANNEL 0
A, ODH
A ;DELAY
NZ,D3
D
NZ,R1 ;DONE STARTUP YET?
A,(NSUM);LOAD NUMBER OF SUMS
D,A
HL
A,80H ;SAMPLE
25H,A
A,0 ;DELAY
A,0
A,0
25H,A ;HOLD
STROBE,A;START A/D CONVERSION
24H,A ;TURN E LINE OFF
A,04H ;IG ON;	 RESTORE OF -
2511 r A
A,OOH ;IG	 OFF
25H,A
A 1 40H ;RESTORE ON
25H,A
A,B
1 ;GET CHANNEL	 1
2414 v  A
;SUM AND STORE DATA
A,20H ;GET LOWER 8 BITS OF DATA
(HL.)
(HL),A ;SUM AND STORE LOW 8 BITS
L
A,21H ;GET	 UPPER 4	 BITS OF DATA
STROBE,A;START NEXT CONVERSION
(HL)
(HL),A ;SUM AND STORE	 MID 8 BITS
L
A,0
(HL>
tHL),A ;SUM AND STORE TOP 8 BITS
L.
A,B
2 ;GET	 CHANNEL.	 2
24H,A
;SUM AND STORE DATA
A,20H ;GET LOWER 8 BITS OF DATA
(HL)
(HL),A ;SUM AND STORE LOW 8 BITS
L
A,21H ;GET UPPER 4 BITS OF DATA
STROBE,A;STAR'{	 NEXT CONVERSION
(HL)
(HL),A ;SUM AND STORE MID 8 BITS
L.
A,0
(HL)
(HL),A ;SUM AND STORE TOP 8 BITS
L.
a
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0934 AF 0229 XOR A,A
0935 D325 0230 OUT 25HvA ;RESTORE OFF
0937 79 0231 LD A,C ;DRIVE	 E	 L%NE113
0938 F603 0233 OR 3 ;GET CHANNEL 3
093A D324 0233 OUT 24H,A
093C 0234 GETDATM ;SUM AND STORE DATA
093C DB30 0235+ IN A,20H ;GET	 LOWER	 8	 B3/'G	 OF DATA
093E 86 0236+ ADD (HL)
093F 77 02D7+ LD (HL),A ;SUM AND STORE LOW 8 BITS
0940 2C 0238+ INC L
0941 DB21 0239+ IN M,21H ;GET UPPER 4 BITS OF DATA
0943 D328 0240+ OUT STROBE,A;START NEXT CONVERSION
0945 BE 0241+ ADC (HL)
0946 77 0242+ L)) (Hl-)?A ;SUM AND STORE MID B BIT"')
0947 2C 0243+ INC L
0948 3EOA 0244+ LD A,O
094A BE 0245+ ADC (HL)
094B 77 0246+ LD (Hl-),A ;SUM AND STORE TOP 8 BITH
094C 2C 0247+ INC L
094D 79 0248 LD A,C
094E F600 0349 OR 0 ;GET CHANNEL 0
0950 D324 0250 OUT 24H,A
0952 0351 GETDATA ;GUM AND STORE DATA
'.952 DB20 0252+ IN A920H ;GET LOWER 8 BITS OF DATA
0954 86 0253+ ADD (HL)
0955 77 0254+ LD (HL),A ;SUM AND GTORE LOW G BITS
0956 2C 0255+ INC L
0957 D921 0256+ IN Al21H ;GET	 UPPER 4	 BITS OF DATA
0959 D328 0257+ OUT GTRO8E,A;GTART NEXT CONVERSION
095B BE 0358+ ADC (HL)
095C 77 0259+ LD (HL),A ;GUM AND STORE MID 8 BITH
095D 2C 0260+ INC L
095E 3E00 0281+ LD A,O
0980 BE 0362+ ADC (HL)
0961 77 0263+ LD (HL),A ;SUM AND STORE TOP 8 BITG
0963 2C 0364+ INC L
0963 E1 0265 POP HL
0964 15 0266 DEC D
0965 C2E808 0267 JP NZ,R2 ;DONE ALL GUMS YET?
0968 3EOO 0268 LD A,0 ;TURN OFF E LINES
096A D324 0269 OUT 24H,A
098C 3E47 0370 LD A,47H ;RE8TOR2,RVC,CVG,10 ON
096E D325 0271 OUT 25H,A
0970 010000 0273 LD BCr12
0973 09 0373 ADD HL,BC
0974 C9 0274 RET
0275
0276	 ;*********************************wm
0277	 ; THIS SECTION RUNS THE PHASE LINES
0278	 ; TO ADDRESS THE CHOSEN PIXEL
0279	 ;******m**************************w*
0280
0975 C5 0281	 PHASIN:	 PUSH BC ;SAVE PIXEL ADDRESS
0976 1E00 0283 LD ^,0
0978 04 0383 INC B ;WORK ON ROW ADDRESS
0979 CB38 0284 SRL B
097B 04 0285 INC B
^
%5
^
/
n^^^^ '
"
'
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097C CB38 0286 SRL B
097E D28609 0287 JF' NC,F1 ;CHECK UP/DOWN
0981 CBF3 0288 SET 6,E ;SET TO UP
0983 C38BO9 0289 JF' F2
0986 CBB3 0290 F1: RES 6,E ;SET TO DOWN
0988 C38BO9 0291 JF' F'2
0988 OC 0292 F2 ,. INC C ;WORE( ON COLUMN ADDRESS
098C CB39 0293 SRL C
098E OC 0294 INC C
098F C93Y 0295 SRL C
0991 D29909 0296 JP NC,F3 ;CHECK LEFT/RIGHT
0994 CBFB 0297 SET 7,E ;SET TO LEFT
0996 C39EO9 0298 JP F4
0999 CBBB 0299 F3: RES 71E ;SET	 TO RIGHT
099B C39C-09 0300 1P F4
099E 3E82 0301 F4: LD A1130
09AO 90 0302 SUB B
09A1 91 0303 SUB C
09A2 57 0304 LD D,A
09A3 AF 0305 XOR A
09A4 214000 0306 LD HL,O ;RUN NEITHER PHASE LINE
09A7 CDC909 0307 CALL PHASE ;(TO	 BALANCE	 TIMING)
09AA 3E35 0308 LD A,35H ;VIN,HIN,PIV,PIH	 ON
09AC D326 0309 OUT 26H,A
09AE 3E30 0310 LD A,30H ,VlNpHIN	 ON;	 PiV,PIH	 OFF
09BO D326 0311 OUT 26H,A
09B2 50 0312 LD D,B
09B3 3E01 0313 LD A,011i
09B5 210102 0314 LD HL,0201H;RUN VERTICAL REGISTER
0968 CDC909 0315 CALL PHASE ;TO CHOOSE ROW BLOCK
09BB 51 0316 LD D,C
09BC F604 0317 OR 04H
09BE 210408 0318 LD HL,0804H ;RUN HORIZONTAL REGISTEn
09C1 CDC909 0319 CALL PHASE ;TO CHOOSE COLUMN BLOCK
09C4 Cl 0320 1=10P BC ;BRING BACK BLOCK ADDRESS
090 5 B3 0321 OR E ;CHOOSE U/D AND L/R
0906 D326 0322 OUT 26H,A
0908 C9 0323 RET
0324
0325
0326 ;	 THIS SECTION PERFORMS THE
0327 ;	 TIMING OF	 THE PHASE LINES
0328
0329
0909 AD ID330 PHASE: XOR L ; PHASE LINE SUBROUTINE
09CA D326 0331 OUT 26H,A ;PHASE 2 ON
09CC AC 0332 XOR H
09CD D326 0333 OUT 26H,A ;PHASE 2 OFF
09CF 15 0334 DEC D ;DONE YET?
09DO C2D409 0335 JP NZ,PHI
09D3 C9 0336 RET
09D4 AC 0337 PHI: XOR H
09D5 D326 0338 OUT 26H,A ;PHASE	 1	 ON
09D7 AD 0339 XOR L
09DB D326 0340 OUT 26H,A ;PHASE	 1	 OFF
09DA 15 0341 DEC D ;DONE YET?
09DB C2C909 0342 JF' NZ,PHASE
26
d
k^
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^
^	 ^^^^^^AL PAG^!^l
09DE C9	 0343	 R2T	 OF POOR <^[JmH^^'\	 ` '`~'' 0344
^	 0345 ;w*^****www**w**w****ww**********ww
;	 0846 ; THIS SUBROUTINE PERFORMS A DELAY
^ 0347	 OF ABOUT A MICROSECONDS PER LOOP
p ,	 0348 ;w***w*ww*w*****w*www***ww**w**w*w*
^
.	
0349
09DF 1B	 0350 DELAY: DEC	 DE
`	 09EQ 7B	 0351	 LD	 A°E 
^ 09RI B2	 0';J52	 OR	 D
,	 09E2 C2DF09	 C,353	 JP	 NZ°DCLAY
09E5 C9	 0354	 RET
0355
' 0356 ;*ww**w*w********w*****************
0357 ; THIS ROUTINE MOVES THE DATA FROM
.	 0358 ; TEMPORARY STORAGE TO A PERMANENT
0359 ; STORAGE LOCATION SPECIFIED BY THE
`	
0360 ; DR REGISTERS
0361 ^****w*w****************w**********
0362
09E6 210023	 0363 MOVE:	 LD	 HL,2300H
09E9 013000
	
0364	 LD	 BC,48
' 09EC ED8O	 0365	 LDIR^
09EE C9	 0366	 RET^
0367
0368 ^*********************************
'^ 0369 ; THIS ROUTINE CLEARS THE CONTENTS
0370 ; OF MEMORY STARTING AT DE AND
0371 ; PROC[EDING TO 8C+DE
0372 ;*******************************w*
0373
09EF 62	 0374 CLEAR: LD	 H,D
09F0 6B	 0375	 LD	 L,E
' 09F1 1600	 0376	 LD	 D,O
09F3 72	 0377 CL1:	 LD	 (HL),D
09F4 23	 0378	 INC	 HL
09F5 OB	 0379	 DEC	 BC
09F6 79	 0380	 LD	 A,C
'	
09F7 BO	 0381	 OR	 B
' 09F8 C2F309	 0382	 'JP	 NZ,CL1
09FB C9	 0383	 RET
-
0384
0385 ;*******************************************
0386 ; THIS ROUTINE TAKES THE DATA FROM TEMPORARY
~+	 0387	 STORAGE, PICKS OUT THE 8 BITS/PIXEL TO BE0388 ; DISPLAYED (SPECIFIED BY BC), AND STORES
^ 0389 ; THEM IN KEMORY (SPECIFIED BY HL) FOR
0390 ; PICTURE DISPLAY/ 0391 ;************************************»******
-° 0392
O9FC 210O23	 0393 PICT	 LD	 HL 23OOH^^	 :	 '
^u
^^ 09FF 78
	 0394	 LD	 A,B	 ;LOAD LS8 CHOICE
^w OAOO FE09	 0395	 CP	 9	 ;GREATER THAN EIGHT BIT SHIFT?
0A02 DA080A	 0396	 JP	 C,Pl
0A05 33	 0397	 INC	 HL	 ;IF SO SHIFT ONE BYTE
p- Or»6 D608	 0398	 SUB	 8
^ 0A08 2F
	
0399 P1:	 CPL	 w27
^
Q`
`
'
,
^
-^
^
`
~^
^
'
^^ 	
u 0^^Q
,
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0A09 D6F7 0400 SUB 347	 ;G MINUS LGB CHOICE
0AOB 47 0401 LD B,A	 ;SAVE NUMBER OF	 SHIFTS
0AOC E5 0402 P2:	 PUSH HL
0AOD D5 0403 P3:	 PUSH DE	 ;SAVE PICTURE STORAGE ADDRESS
OAOE 5E 0404 LD I.-F(HL)	 ;PULL	 DATA OUT	 OF	 TEMP	 STORAGE
OAOF 23 0405 INC HL	 ;AND STORE	 IT	 IN DE REGISTERS
OA10 56 0406 LD D,(HL)
OA11 78 0407 LD A,B	 ;BRING BACK NO.	 OF	 SHIFTS
0Al2 B7 0408 OR A
0A13 CA1DOA 0409 JP ZrP5	 ;IF NO 9HIFTSv
	
JUMP AHEAD
OA18 EB 0410 EX DE,HL
OA17 29 0411 P4:	 ADD HL°HL	 ;SHIFT	 RIGHT
OA1G 3D 0412 DEC A
0A19 C2170A 0413 JP NZ,P4
QA1C EB 0414 EX DE,HL
0A1D 79 0415 P5:	 LD A,C	 ;ADD ZERO LEVEL	 BIAS TO PICTURE
OA1E 82 0416 ADD D
OA1F D1 0417 POP DE	 ;BRING BACK PICT STORAGE ADDR
^
0A20 13 0418 LD (DE),A	 ;STORE
	
PIXEL
OA21 13 0419 INC DE	 ;NEXT COLUMN DATA
OA22 7D 0420 LD A,L
0A33 C60B 0421 ADD 11
OA25 6F 0422 LD L,A
OA26 FE2F 0423 CP 47	 ;DONE	 ALL	 4 COLUMNS	 YET'?
OA28 DAOD0A 0424 JP C,P3
OA2B E1 0425 POP HL	 ;NEXT ROW DATA
0A2C 23 0426 INC HL
OA2D 23 0427 INC HL
0A2E 23 0428 INC HL
0A2F 7D 0,429 LD A,L
0A30 FEOC 0430 CP 12	 ;DONE ALL FOUR ROWS YET? |
OA32 DO 0431 RET NC
OA33 3E7C 0432 LD A,124	 ;SET MEM ADDR FOR NEXT BLOCK
0A35 83 0433 ADD E
OA36 5F 0434 LD I.-FA
OA37 3E0O 0435 LD A,O
OA39 8A 0436 ADC D
OA3A 57 0437 LD D,A
OA3B C30C0A 0438 JP P2
0439
0440 ;*************************w*********
0441 ;	 THIS RCUTINE COPIES THE PICTURE
0442 ;	 FROM ONE LOCATION	 IN MEMORY
0443 ;	 INTO ANOTHER LOCATION
0444 ;*****w*****************************
0445
OA3E 62 0446 COPY:	 LD H,D
OA3F 6B 0447 LD L,E
OA40 7A 0448 LD A,D
OA41 C640 0449 ADD 40H
OA43 57 0450 LD D,A
OA44 EDBO 0451 LDIR
OA46 C9 0452 RET
0453
0454 ;**********************************
0455 ;	 THIS ROUTINE SUBTRACTS THE BACKGROUND
0456 ;	 PICTURE FROM THE MAIN PICTURE .
28
/
^^	 .
^2y
u
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' 0457 ;	 REGISTERS DE CONTAIN THE START ADDRESS
0458 ;	 OF	 THE MAIN PICTURE ?	BC	 IS THE NUMBER OF
^ 0459 ;	 PIXELS,	 THE BKC PICTURE	 IS OFFSET
^.
'	 ~ O460 ;	 FROM THE MAIN PICTURE	 BY	 4000H
'
^
.
0461 ;******x*w****w***************w*^w ^
^ 0462
OA47 62 0463 SUB8KQ:	 LD H,D	 \
`
0A48 6B 0464 LD L,E
^
^
OA49 7C 0465 LD A' H
[ 0A4A C640 0466 ADD 4014
^ 0A4C 67 0467 LD H,A
^
OA4D 1A 0468 S1:	 LD A,(DE)
^ OA4E 96 0469 SUB (HL)
' OA4F C620 0470 ADD 20H 
0A51 12 0471 LD (DE),A
` OA53 23 0472 INC HL
> OA53 13 0473 INC E 
} OA54 OB 0474 DEC BC
^ OA55 79 0475 LD A,C
OA56 BO 0476 OR B
0A57 C24D0A 0477 JP NZ,S1
^ OA5A C9 0478 RET j
Errors	 0
end of assembly
A.
^
-- ^''
0,
Basic Sensor Evaluation Program
. ' I. .A-vvvv
	
~.o 11 AR,/ :/.b/	 j
'.^ VE&W A-+:00"UW S-[
120 A=0800	 lit, FLWIZCw,A\ly
L30 B=8
140 NS=4
15O A1=A+6:A2=A+9:A3=A+12:A4=A+15
155 DIM RM(3.3).RS(3.3)
160 PRINT
170 PRINT "CID STAR TRACKER''
190 INPUT ''STORE PICTURE (1). TEMPORAL NOISE (2). TOTAu NOlSF (3)'':WP
300 ON WP QOTO 1000,2000.3000.5000.6000
210 COTO 190	 .
1000 INPUT ''FIRST PIXEL: ROW,COLUMN (0-255,0-255)'':FR.FC
1210 INPUT "LAST PIXEL''W,LC
1020 IF (LC-FC)<128 THEN 1050
1030 PRINT '`TOO MANY COLUMNS ( >128)''
1040 GOTO1000
1050 IF (LR-FR) {92 THEN 1090
1060 PRINT ''TOO MANY ROWS ( >92)''
1070 GOTO1000
1090 INPUT ''SPECIFY LSB LOCATION (0-10)''01
1100 BP=B+256*P1
1130 CALL A3^&H900j.&H2F7F
1140 FOR I=0TO3
1150 CALL A1,NS,256*FR+FC
1160 NEXT
1170 FOR I=FR TO LR STEP 4
1180 M=&H9000+128*(I-FR)
1190 FOR J=FC TO LC STEP 4
1200 CALL A1.NS.256*1+J
1210 CALL A4.M,BP
1220 M=M+4
1230 NEXT:NEXT
1232 INPUT ''HISTOGRAM (Y OR N)'':R$
1234 IF R$><''Y''THEN 1248
1236 INPUT ''NORMALIZATION FACTOR (1-255)'';NF
1238 CALL &HFOO.NF
1240 INPUT ''RENORMALIZE (Y OR N)''vR$
1242 IF R$='`Y" THEN 1236
1248 INPUT ''RETAKE PICTURE (Y OR N)'':R$
1250 IF R$=''Y'' THEN 1130
1260 COT0170
2000 INPUT ''WHICH PIXEL: ROW,COLUMN (0-255,0-255)'';FR,FC
2010 INPUT "OPERATING TEMPERATURE'':T
2020 w=1OO
2030 ;OR I=OTOC
2040 CALL A1,NS.256*FR+FC
2050 NEXT
2060 FOR I=OTON-1
2070 CALL A1,NS056*FR+FC
2080 CALL A2,&H9200+4b*I
2090 NEXT
2100 INPUT ''RETAKE DATA (Y OR N)'':R$
2110 IF R$=''Y" THEN 2030
 u21^O COSUB 4OOO
	
Y SLAM
2130 INPUT ''REPEAT (Y OR N)'':R$
	
^----	
k
2140 IF R$=''Y'` THEN 2010
2150 QOTO 170
	
31
/rRMEumG PAQrf BLANK NOT Ffr-3*42D
^^^^ ^
.
,)A
Q
;3000
3010
3020
3030
3040
3050
'3060
3070
3080
3090
,1.O0
3:11.0
3120
:3.1:.30
31.40
1150
.3160
;31.70
3180
3190
3200
3210
3220
4000
401.0
40;20
4030
4040
40'50
4060
4070
4080
4090
100
41.10
4120
4130
4140
41.50
41.60
41'70
4:180
4190
4:200
4210
4220
4230
4240
4250
4:•.'.60
4270
4280
4290
4300
4:31.0
4;320
4;330
4340
4350
4360
INPUT "FIRST PIXEL; ROW.COL.UMN (0.-255.0-255)":F("i„I`-"C
INPUT "LAST PIXEL";LR.Lf;
N= (L.0 — FC+4) * (LR--FR+4 )
IF N<4061 THEN 3060
PRINT "TOO MUCH DATA ( ;3600 PIXELS )"
GOT03000
INPUT ''OPERATING TEMPERATURE":T
FOR T =OT03
CALL A1.NS.256*FR+FC
NEXT
WH9300
FOR I =FR TO LR STEP 4
FOR J=P C TO LC STET' 4
CALL A1.NS.256*I +J
CALL A2.M
M= M+4£3
NEXT:NEXT
INPUT "RETAKE DATA (Y OR N)"; R$
IF R` ="Y" THEN 3070
GOSUE+ 4000
INPUT "REPEAT (`( OR N)"; R$
IF R$="Y" THEN 3060
GOT0170
PRINT
ON WP GOTO 4020.4020.4040
r'RYNT ''TEMPORAL. NOISE ( T-"; T: "C W
GOTO 405()
PRINT "TOT'AL. NOISE_ (T=": T; "C) W
PR T. NT
M=%H9200
N= 1.00
NN=N-..:1
NM= NN*40
SC==1'.:3.6/NS
PRINT "MEAN (CARRIERS)"
FOR L = 0 TO 3
FOR J = 0 TO 3
SM=O:SS=O
M1 =M+12*J+3*I..
M2=MI+NM
FORMM =MiTOM2STEP413
PX=DPEEK(MM)
SM=SM+PX
SS=S;: OPX*PX
NEXT
RM (%J. L )-CSC*SM/N
PRINT RM(J.1._)
SD=(SS-•SM*SM/N)/NN
RD(J.L)=SC*SQR(ABS(SD))
NEXT':PRI:NT
NEXT:PRINT
PRINT "RMS NOISE (CARRIERS)"
OM=O:QD=O
FOR L = 0 TO 3
FOR J = 0 TO 3
QM=QM+RM(J.L)
QD = QD+RD (LI`VL )
PRINT RD(JW .
NEXT &RINT
NEXT: PRINT	 32
a
t
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^
4,370 PRINT ''AVQ MEAN'',"AVC NOISE`'
4380 PRINT QM/16,QD/16
4390 PRINT
4400 RETURN
5000 A5-A+18
5010 81=&H9200
5020 B2=&H2BFF
5030 CALL A5,B1,B2
5040 QOTO 190
6000 A6=A+21
6010 B1=&H9200
6020 B2=&H2BFF
6030 CALL A6,B1,82
6040 QOTO 190
6050 END
OK
^
_- -
^
.	 m
U^JAr!""IAL !?ArKl: 2
OF POOR QUALITY
33
/
,..
